

ABSTRACT

A system and method for maintaining timing compatibility for high rate wireless transceivers employs a cycle stealing technique so that latencies introduced by multi-antenna signal processors in an access point can be masked. A speculative pre-stored, predetermined
5 preamble is issued in response to a data transmission initiation from another access point, so that a responsive packet is sent within an acceptable protocol timing interval.